

Available online at www.sciencedirect.com**SciVerse ScienceDirect**

Procedia Technology 5 (2012) 327 – 333

Procedia
Technology

CENTERIS 2012 - Conference on ENTERprise Information Systems / HCIST 2012 - International
Conference on Health and Social Care Information Systems and Technologies

Carrier, Symbol and Block Synchronizers

António D. Reis^{a,b,*}, José F. Rocha^b, Atilio S. Gameiro^b, José P. Carvalho^a

^a*Dep. Física / Unidade D. Remota,*

Universidade da Beira Interior, 6201-001 Covilhã, Portugal

^b*Dept. de Electrónica e Telecomunicações / Instituto de Telecomunicações,*

Universidade de Aveiro, 3810 Aveiro, Portugal

Abstract

The general PLL (Phase Lock Loop) is a device (LOOP) whose VCO (Voltage Controlled Oscillator) is able to follow (LOCK) the input signal phase (PHASE). However, the input signal can be a carrier regular sinusoidal wave, or a symbol/bit/ data random stream, or a block of bits. So, in this direction, we have respectively the Carrier Synchronizer (CPLL), the Symbol Synchronizer (SPLL) and the Block Synchronizer (BPLL). The carrier synchronizer can be adapted as synthesizer of frequencies with different carriers. The symbol synchronizer recovers the clock of a synchronous system and can operate at different rhythms. The block synchronizer can produce streams of different bit rates. The three synchronizer prototypes can be adapted to different systems. Other objective is to study the output jitter UIRMS (Unit Interval Root Mean Square) versus input SNR (Signal noise ratio).

© 2012 Published by Elsevier Ltd. Selection and/or peer review under responsibility of CENTERIS/SCIKA - Association for Promotion and Dissemination of Scientific Knowledge. Open access under [CC BY-NC-ND license](https://creativecommons.org/licenses/by-nc-nd/4.0/).

Keywords: Synchronism; communication systems; digital telecommunications;

* Corresponding author. Tel.: +351-275-319-700; fax: +351-275-319-719.

E-mail address: adreis@ubi.pt.

1. Introduction

The PLL (Phase Lock Loop) is a feedback device that controls its VCO (Voltage Controlled Oscillator) so that it follows the input signal phase and frequency [1,2].

The PLL has four main blocks namely the phase comparator, the amplification factor, the loop filter and the VCO (Fig.1) [3-5].




Fig. 1. Blocks diagram of a general PLL

The phase comparator compares the VCO with the input, producing an error pulse that, after amplified and filtered, controls the VCO in order to follow the input [6].

The filter passes the control phase information of low frequency and eliminates the perturbation of high frequency [7-10].

The VCO is a component that provides an output regular wave, whose phase and frequency vary with the input voltage. So, when in synchronism, the VCO frequency is equal to the input carrier frequency (CPLL), or equal to the input stream bit rate (SPLL), or equal to the block frequency conversion ratio $f_o = (n/m)f_i$ (BPLL) [11].

The amplification factor moves the root locus and consequently the loop desired characteristics [12-15].

The general PLL (CPLL, SPLL, BPLL) has a Lock Range which is the frequency range in which the VCO output, when in lock, is able to follow the input frequency variation. The PLL has also a capture range which is the frequency range in which the VCO, when out of lock, is able to acquire lock with the input. The capture range is normally inferior to the lock range. In practice, some PLL uses a scanning generator in order to increase and become the capture range similar with the lock range.

Following, we present the CPLL whose VCO is able to synchronize with an input carrier regular sinusoidal wave.

Next, we present the SPLL whose VCO is able to synchronize with an input symbol / bit random data stream.

After, we present the BPLL whose VCO is able to synchronize with an input frequency f_i related with $f_o = (n/m)f_i$.

Next, we show the design and the tests. Then, we show the results. Finally, we present the conclusions.

2. Carrier synchronizer (CPLL)

We studied various types of carrier synchronizers namely the analog, the hybrid, the combinational and the sequential. However, for comparison reference, we selected the sequential prototype (CPLL_seq) [12].

2.1. Carrier synchronizer of sequential type (CPLL_seq)

The carrier synchronizer is a carrier PLL whose VCO output is able to follow (lock) the input signal. Here, the input is a deterministic regular sinusoidal wave. So, the input has positive and negative transitions at all the periods T . Then, the VCO (regular wave) can stabilish phase comparisons with the input in all the periods. So, the carrier phase comparator is normally a simple circuit. The phase comparator produces an error pulse that forces the VCO to lock (follow) the input (Fig.2).




Fig. 2. Carrier Synchronizer of sequential type (CPLL)

The VCO output is a signal (clock) with the same frequency of the input, but with a great quality.

If the input is modulated in frequency, when the VCO output (recovered clock) locks the input signal, then the VCO input is the recovered base band signal that modulated the emitter carrier. The CPLL has a deterministic functionment.

3. Symbol synchronizer (SPLL)

We studied also various types of symbol synchronizers namely the analog, the hybrid, the combinational and the sequential. However, for comparison reference, we selected the sequential prototype (SPLL_seq) [13,14].

3.1. Symbol synchronizer of sequential type (SPLL_seq)

The symbol synchronizer is a symbol PLL whose VCO output is able to follow (lock) the input signal. Here, the input is a random symbol data stream. So, the input has positive and negative transitions that can or can not occur (random) in all the periods T (symbol, bit). Then the VCO (regular wave) don't can stabilish phase comparisons with the input in all the periods. So, the symbol phase comparator is normally a more complex circuit. The phase comparator produces an error pulse that forces the VCO to follow (lock) the input (Fig.3)




Fig. 3. Symbol Synchronizer of sequential type (SPLL_seq)

The VCO is, normally, a signal clock with a frequency operation equal to the input bit transmission rate.

The input is a random data symbol sequence and the VCO is the recovered clock that samples and retimes the input. The SPLL has a random functionment.

4. Block synchronizer (BPLL)

We studied various types of block synchronizers namely the analog, the hybrid, the combinational and the sequential. However, for comparison reference, we selected the sequential prototype (BPLL_seq). The block synchronizer can be adapted from the carrier synchronizer working as synthesizer of frequencies [15].

4.1. Block synchronizer of sequential type (BPLL_seq)

The block synchronizer is a block PLL whose VCO output is able to follow (lock) the input signal. Here, the phase comparator inputs are the VCO frequency divided by n and the input frequency divided by m . The phase comparator produces an error pulse that forces the VCO to lock (follow) the input (Fig.4).




Fig. 4. Block synchronizer of sequential type (BPLL_seq)

The two signal frequencies at the input phase comparator must be equal. Then the input frequency f_i divided by m (f_i/m) must be equal to the output frequency f_o divided by n (f_o/n). So, $f_o/n = f_i/m$ or $f_o = (n/m)f_i$.

The block synchronizer is a PLL working as a frequency synthesizer. This BPLL has a deterministic functionment.

5. Design, tests and results

All the synchronizers have been designed with the same linearized transfer function and they were tested with equal conditions [5].

5.1. Design of the parameters

To compare the various synchronizers in equal conditions, it is necessary to design all the loops with identical linearized transfer functions.

The loop gain is given by $K_l = K_d \cdot K_o = K_a \cdot K_f \cdot K_o$, where K_f is the phase detector gain, K_d is the phase comparator gain, K_o is the VCO gain and K_a is the control parameter that acts in the root locus providing the desired characteristics.

To test the synchronizer, we used a normalized bit rate $t_x = 1$ baud, that simplifies the analysis, giving normalized values for the others parameters. So, we used a clock frequency $f_{ck} = 1$ Hz, an external noise bandwidth $B_n = 5$ Hz and a loop noise bandwidth $B_l = 0.002$ Hz. $P_s = A_{ef}^2$ is the signal power and $P_n = N_o \cdot B_n$ is the noise power. $N_o = 2\sigma_n^2 \cdot \Delta\tau$ is the noise spectral density and $\Delta\tau = 1/f_{Samp}$ is the sampling period.

The relation between SNR and noise variance σ_n^2 is $SNR = P_s/P_n = A_{ef}^2/(N_o \cdot B_n) = A_{ef}^2/(2\sigma_n^2 \cdot \Delta\tau \cdot B_n) = 0.5^2/(2\sigma_n^2 \cdot 10^{-3} \cdot 5) = 25/\sigma_n^2$.

1-st order loop (the results are similar with the 2-nd order loop)

In the 1-st order loop, the filter $F(s) = 0.5$ Hz eliminates the high frequencies, but maintains the loop characteristics. This cutoff frequency is 25 times greater than $B_l = 0.002$ Hz. The transfer function is

$$H(s) = \frac{G(s)}{1 + G(s)} = \frac{KdKoF(s)}{s + KdKoF(s)} = \frac{KdKo}{s + KdKo} \quad (1)$$

and the loop noise bandwidth is

$$Bl = \frac{KdKo}{4} = Ka \frac{KfKo}{4} = 0.02\text{Hz} \quad (2)$$

So, for the analog synchronizer ($Km=1$, $A=1/2$, $B=1/2$; $Ko=2\pi$), the loop bandwidth is

$$Bl=0.02=(Ka.Kf.Ko)/4=(Ka.Km.A.B.Ko)/4=0.02 \rightarrow Ka=0.08*2/\pi \quad (3)$$

For the hybrid synchronizers ($Km=1$, $A=1/2$, $B=0.45$; $Ko=2\pi$), the loop bandwidth is

$$Bl=0.02=(Ka.Kf.Ko)/4=(Ka.Km.A.B.Ko)/4=0.02 \rightarrow Ka=0.08*2.2/\pi \quad (4)$$

For the combinational synchronizers ($Kf=1/\pi$; $Ko=2\pi$), the loop bandwidth is

$$Bl=0.02=(Ka.Kf.Ko)/4=(Ka*1/\pi*2\pi)/4=0.02 \rightarrow Ka=0.04 \quad (5)$$

For the sequential synchronizers ($Kf=1/2\pi$; $Ko=2\pi$), the loop bandwidth is

$$Bl=0.02=(Ka.Kf.Ko)/4=(Ka*1/2\pi*2\pi)/4=0.02 \rightarrow Ka=0.08 \quad (6)$$

The jitter depends on the signal Aef, noise No and loop noise bandwidth Bl.

For analog PLL the jitter is

$$\sigma\phi^2 = Bl.No/Aef^2 = Bl.2.\sigma n^2.\Delta\tau = 0.02*10^{-3}*2\sigma n^2/0.5^2 = 16*10^{-5}.\sigma n^2 \quad (7)$$

For the others PLLs the jitter formula is more complicated.

- 2nd order loop:

The second order loop is not analysed, but the results are identical to the first order.

5.2. Test setup

To obtain the jitter noise curves of the various synchronizers, we used the following setup (Fig.5) [5].




Fig. 5. Blocks diagram of the test setup

The signal noise ratio SNR is given by P_s/P_n , where P_s is the signal power and P_n is the noise power. They are defined as $P_s=Aef^2$ and $P_n=No.Bn=2\sigma n^2.\Delta\tau.Bn$. Aef is the RMS amplitude, Bn is the extern noise bandwidth, No is the noise power spectral density, σn is the noise standard deviation and $\Delta\tau$ is the sampling period (inverse of samples per time unit). Here, we don't use the prefilter ($PF(s)=1$).

5.3. Jitter measurer

Fig.6 shows the jitter measurer (M), which consists of a flip flop RS that detects the phase variation of the recovered clock (VCO) relatively to the fixed phase of the emitter clock. This random phase variation is the jitter of the recovered clock [5].




Fig. 6. The jitter measurer

The other blocks convert this phase variation into an amplitude variation which is the jitter histogram.

5.4. Results and discussion

Fig.7 shows the jitter - SNR curves (output jitter UIRMS versus input SNR) of the three prototypes, namely the carrier synchronizer (CPLL), symbol synchronizer (SPLL) and block synchronizer (BPLL).




Fig.7. Jitter-SNR curves of the synchronizers CPLL_seq, SPLL_seq and BPLL_seq

We see that, in general, the output jitter decreases gradually with the input SNR increasing.

We verify that, for high SNR, the three synchronizers tend to have similar performance. However, for low SNR, the carrier synchronizer (CPLL) has slightly the better performance.

6. Conclusion and future work

We studied three synchronizer prototypes of sequential type namely the carrier synchronizer (CPLL), the symbol synchronizer (SPLL) and the block synchronizer (BPLL).

We see that, in general for the three prototypes (CPLL, SPLL, BPLL), the output jitter diminishes almost exponentially with the input SNR increasing.

We verify that, for high SNR, the three synchronizers tend to have similar performance. This is comprehensible since the three synchronizers are digital sequential type, with noise margin, and therefore the low noise is ignored.

However, for low SNR in the three synchronizers, the jitter increases significantly because it depends of the input noise and also of the sequential synchronizer error state caused by noise spikes. In this case, the carrier synchronizer (CPLL) has slightly the better performance. This is comprehensible since it have more transitions per second what corrects more quickly the synchronizer error state.

Acknowledgements

The authors are thankful with the FCT (Foundation for sCience and Technology).

References

- [1] Imbeaux, J.C., 1983. "Performance of the delay-line multiplier circuit for clock and carrier synchronization in Digital Satellite Communications", in *IEEE Journal on Selected Areas in Communications* pp.82-95.
- [2] Rosenkranz, W., 1982. "Phase Locked Loops with limiter phase detectors in the presence of noise", in *IEEE Transactions on Communications* com-30 N°10 pp.2297-2304.
- [3] Witte, H.H., 1983. "A Simple Clock Extraction Circuit Using a Self Sustaining Monostable Multivibrator Output Signal", in *Electronics Letters*, Vol.19, Is.21, pp.897-898.
- [4] Hogge, C.R., 1985. "A Self Correcting Clock Recovery Circuit", in: *IEEE Transactions on Electron Devices* pp.2704-2706.
- [5] Reis, A.D., Rocha, J.F., Gameiro, A.S., Carvalho, J.P., 2001. "A New Technique to Measure the Jitter", in *Proc. III Conference on Telecommunications* pp.64--67. Figueira Foz-PT.
- [6] Simon, M.K., Lindsey, W.C., 1977. "Tracking Performance of Symbol Synchronizers for Manchester Coded Data", in *IEEE Transactions on Communications* Vol. com-25 N°4, pp.393-408.
- [7] Carruthers, J.B., Falconer, D.D., Sandler, H.M., Strawczynski, L., 1990. "Bit Synchronization in the Presence of Co-Channel Interference", in *Proc. Conf. on Electrical and Computer Engineering* pp.4.1.1-4.1.7. Ottawa-CA
- [8] Huber, J., Liu, W., 1992. "Data-Aided Synchronization of Coherent CPM-Receiver", in: *IEEE Transactions on Communications* Vol.40 N°1, pp.178-189.
- [9] D'Amico, A.A., D'Andrea, A.N., Reggianni, R., 2001. "Efficient Non-Data-Aided Carrier and Clock Recovery for Satellite DVB at Very Low SNR", in *IEEE Jou. on Sattelite Areas in Comm.* Vol.19 N°12 pp.2320-2330.
- [10] Dobkin, R., Ginosar, R., Sotiriou, C.P., 2004. "Data Synchronization Issues in GALS SoCs", in *Proc. 10th International Symposium on Asynchronous Circuits and Systems*, pp.CD-Edition. Crete – Greece.
- [11] Noels, N., Steendam, H., Moeneclaey, M., 2006. "Effectiveness Study of Code-Aided and Non-Code-Aided ML-Based Feedback Phase Synchronizers", in *Proc. IEEE Intern. Conference on Communications (ICC'06)* pp.2946-2951. Istambul-TK
- [12] Reis, A.D., Rocha, J.F., Gameiro, A.S., Carvalho, J.P., 2009. "Carrier Wave Phase Synchronizers", in *Proc. 4th International Conference on Digital Telecommunications (ICDT)* p.CD-Edited. Colmar-FR.
- [13] Reis, A.D., Rocha, J.F., Gameiro, A.S., Carvalho, J.P., 2009b. "Sequential Symbol Synchronizers of Clock Sampling with Discrete Automatic Pulses", in *Proc. VII Symposium on Enabling Optical Network and Sensors (SEONs)* p.CD-Edited. Lisbon-PT.
- [14] Reis, A.D., Rocha, J.F., Gameiro, A.S., Carvalho, J.P., 2010. "Sequential Symbol Synchronizers based on Clock Sampling of Discrete Pulses", in *Proc. VIII Symposium on Enabling Optical Network and Sensors (SEONs)* p.CD-Edited. Porto-PT.
- [15] Reis, A.D., Rocha, J.F., Gameiro, A.S., Carvalho, J.P., 2011. "Carrier Phase Lock Loop and Bit Phase Lock Loop", in *Proc. IX Symposium on Enabling Optical Network and Sensors (SEONs)* p.CD-Edited. Aveiro-PT.